Introduction
In order to reduce the cost of crystalline silicon (c-Si) solar cells, photovoltaic industry requires to use thinner wafers. Using thinner wafers causes increase of the surface-to-volume ratio, and importance of surface recombination of c-Si solar cells is increased. In the case of most common multi-crystalline silicon solar cells, the recombination at the rear surface (p-type Si) is reduced by aluminum back surface field (Al-BSF) structure. To obtain high-efficiency solar cells with thinner wafers, it is necessary to replace the Al-BSF layer to the other materials with excellent passivation quality. Recently, aluminum oxide (AlO x ) has attracted much attention as a surface passivation material for p-type c-Si [1] [2] [3] [4] [5] [6] [7] [8] . Although AlO x layers were fabricated by various techniques, such as plasma assisted atomic layer deposition, plasma enhanced chemical vapor deposition, and sputtering, they have a common feature that the density of negative fixed charge is increased by post-annealing. As a result, annealed AlO x layer shows very low surface recombination velocity due to field effect passivation. To understand the origin of negative charges, it is important to investigate before annealing samples. In this study, the relationship between surface recombination velocity of as-deposited samples and the deposition condition was discussed.
Experimental
AlO x passivation layers were symmetrically deposited on both front and rear surfaces of a p-type (100) silicon substrate (MCZ, ρ = 15~30Ω·cm, 770μm) by batch ALD method. Trimethyl aluminum (Al(CH 3 ) 3 ) and ozone were used as the aluminum source and oxidant, respectively. The depositions were carried out at various temperatures in the range from room temperature to 350 o C. The thickness of AlO x passivation layer was also changed. The thicknesses of the AlO x layers were determined by the Stokes Ellipsometer. The effective lifetimes of AlO x passivated substrates were measured by μ-PCD (Semilab, WT-2000) . The maximum surface recombination velocity (S max ) is estimated by effective lifetime with assuming that the bulk lifetime of the substrate is infinity. For the capacitance-voltage (C-V) measurements, the Al gate electrodes were fabricated on the front AlO x layer, and the rear AlO x layer was removed to make an ohmic contact on the silicon substrate. The fixed charge density in the passivation layer (Q f ) and the c-Si/AlO x interface trap density (D it ) were extracted from the C-V measurements. Figure 1 shows the relationship between the AlO x layer thickness and S max when the depositions were carried out at room temperature. When the thickness is thinner than 20nm, the S max is almost constant at about 1500 cm/s. However, the S max is suddenly improved to about 300 cm/s when the thickness of AlO x layer exceeds 33nm. Similar tendencies were reported when a-SiC x :H and a-Si:H were used for passivation [9, 10] . It is generally found that the level of surface passivation increases with film thickness and typically only saturates for films with a thickness 20 nm. However, the mechanism of this phenomenon is still unclear. Since the S max is a function of D it and Q f , the improvement of S max means decrease of D it and/or increase of Q f . Figure 2 shows the C-V curves of the 10-nm-and 50-nm-thick AlO x layer samples deposited at room temperature. In the case of the 10-nm-thick sample, capacitance continues to rise in accumulation region as stronger accumulation voltage is applied. Similar tendency is observed in thin silicon oxide samples, and the reason is that quantum effects prevent classic accumulation. On the other hand, in the 50-nm-thick sample, the capacitance in accumulation region seems almost constant. For the interface trap density, the D it of the 50-nm-thick sample was about two times larger than that of the 10-nm-thick sample as shown in Fig.2 . In spite of D it increase, the S max of the 50-nm-thick sample was improved as compared to that of the 10-nm-thick sample. Therefore, the level of field effect passivation by the 50-nm-thick sample must be larger than that of the 10-nm-thick sample. From the C-V analysis by fitting, the effective Q f of the 10-nm-thick sample is positive value, and that of the 50-nm-thick sample is negative value. Moreover, the absolute value of effective Q f of the 50-nm-thick sample was larger than that of 10-nm-thick sample. Since the deposition was carried out at room temperature, the change of D it and effective Q f was not due to annealing effects. A possible explanation is that increasing of AlO x film thickness increases a stress, and the stress causes a change the interface structure. Figure 3 shows the deposition temperature dependence of S max when the thickness of AlO x layer is about 20nm and 30nm. In both cases, the minimum S max is obtained at the deposition temperature of 300 o C. Figure 4 shows the C-V curves of the 20-nm-thick AlO x layer samples deposited at 200, 300, and 350 o C. Since the flat-band voltage increases as the deposition temperature increases, the quality of field effect passivation also increases with increasing the deposition temperature. Many researchers reported that thermal annealing after deposition can reduce the surface recombination velocity due to increase of negative fixed charge in the AlO x layer, the results of deposition with heating might show the similar annealing effect. Regarding the trap at the interface, the hump is appeared in every C-V curves as shown in Fig.4 . The quality of chemical passivation (termination of dangling bonds) shown in Fig.4 is worse than that shown in Fig.2 . In other words, the D it is increased as the deposition temperature increases. Consequently, increase of deposition temperature has positive and negative effects for the passivation quality.
Results and discussion

Conclusions
We fabricated AlO x layers on p-type c-Si substrates for passivation, and evaluated the effects of layer thickness and deposition temperature on the S max . The S max is improved by increasing the layer thickness, but saturates at the layer thickness of 30nm. In the case of the samples deposited at room temperature, the S max is improved to one-fifth. The S max also improved as the deposition temperature increased to 300 o C, and deteriorated at the temperature above 350 o C.
